

Analysis and Design of SR Driver Circuit for LLC DC-DC Converter Under High Load Current Application

Xiang Zhou, Member, IEEE, Bo Sheng, Student Member, IEEE, Wenbo, Liu, Student Member, IEEE, Yang Chen, Member, IEEE, Andrew, Yurek, Student Member, IEEE, Yan-Fei, Liu, Fellow, IEEE, P.C. Sen, Life Fellow, IEEE
Dept. of Electrical and Computer Engineering
Queen's University
Kingston, Canada
xiang.zhou@queensu.ca, bo.sheng@queensu.ca, liu.wenbo@queensu.ca, yang.chen@queensu.ca, 13aty@queensu.ca, yanfei.liu@queensu.ca, senp@queensu.ca

Abstract—In low output voltage high load current LLC dc-dc converters, synchronous rectifiers are usually used to reduce the secondary loss. The proper conduction time of synchronous rectifiers (SRs) is key to improve efficiency and make the converter run more reliably and stably. In high load current LLC dc-dc converters, voltage ringing across SRs makes SRs turn-on early when the current flowing through SRs decreases to zero, which causes the circuit to work abnormally. This paper presents analysis and design of SR driver circuit for LLC dc-dc converter under high load current application and eliminates the effect of voltage ringing across SRs by a RC filter. The proposed filter is simple and lossless, which is easy to utilize in the circuit. The voltage ringing across SRs is analyzed and the design parameters of the filter are given in this paper. The experimental results show that 1.26kW LLC dc-dc converter with the proposed filter works reliably at high load current with high efficiency and high-power density.

Keywords—LLC dc-dc converter, Synchronous rectifier, Driver circuit, High load current

I. INTRODUCTION

High efficiency and high power-density switching power supplies are increasingly required. For this reason, resonant dc-dc converters, such as LLC dc-dc converter, which have become more popular and is used widely in power supply application as this circuit benefits from simplicity, low cost, high efficiency and soft-switching. However, due to the forward voltage drop of rectifier diodes, there is significant loss on rectifier diodes in some low output voltage high load current applications. Therefore, synchronous rectifiers (SRs) are always utilized for high load current LLC dc-dc converters to reduce the secondary loss [1].

In high load current application, the loss of body diodes of SRs is much higher than conduction loss of SRs, thus the optimal efficiency of the converter depends on the well adjustment of SRs gate driving signals. SR driving strategies are mainly classified as current driven methods and v_{DS} of SR sensing methods. In [2]-[3], current transformers (CTs) are used to sense the primary current, and a current-compensating winding in current transformer (CT) is used to cancel out the magnetizing current and generate suitable driving signals for SR. However, the CTs are lossy and bulky, which is unsuitable to high efficiency and high power-density

design. The v_{DS} of SR sensing methods save the current sensors by sensing the drain-source voltage across the SR MOSFET. Generally, when the voltage across SRs are detected to reach to forward drop voltage of body diodes $-V_F$ for several nanosecond continuously, SRs are turned on; and when the voltage across SRs are detected to reach to zero, SRs are turned off. However, if the SR is turned off too early, the loss of body diodes of SR is large, which reduces the efficiency of the circuit; if the SR is turned off too late, the current flowing through the secondary side SR backflow and cause energy transferring backward to primary side or even other disastrous situations. Therefore, it is important make SR turn-on and turn-off properly.

There are parasitic inductors in series with SRs, and the parasitic inductors lead to SR turn-off too early [4]. To solve this problem and improve the efficiency of the converter, some approaches are proposed in [4]-[8]. In [4], [6], some compensators are proposed across the SRs, and SRs can be driven properly with almost no body diode conduction. However, in these compensators, drain-source on resistance ($R_{DS(on)}$) is considered as constant. Thus, the compensation network are not precise when $R_{DS(on)}$ is unfixed. In [9]-[16], digital detecting method for SRs are proposed. The effect of $R_{DS(on)}$ can be eliminated and SRs can be turned on with no body diode conduction by digital detecting method.

There are many literatures about optimal turn-off time, but few literatures about turn-on time. In compensators or digital detecting method, SRs are turned on by detecting turn-on of body diodes of SRs. However, there are always ringing voltage across SRs at high load current when the current flowing through SRs decreases to zero. When minimum of ringing voltage reaches close to zero, the body diodes of SRs become turned on. This causes early turn-on of the SRs and causes abnormal operation.

In this paper, the LLC dc-dc converter with the filter circuit for SR driver circuit is proposed. By using the filter for SR driver circuit, LLC dc-dc converter can work well and keep high efficiency at high load current. A 1.26kW experimental prototype had been built and tested to verify the operating principle. The remaining of this paper is arranged as follows. The analysis of the voltage across SRs is presented in Section II. The experimental verification is shown in Section III. The conclusion of the paper is given in Section IV.

II. ANALYSIS OF THE VOLTAGE ACROSS SRS

For high load current applications, the conduction loss of secondary switches is proportional to the square of load current in synchronous rectification LLC dc-dc converter. Therefore, two transformers with series-input and parallel-

output are adopted to reduce current stress of transformer secondary switches, which is shown in Fig. 1. Because the two transformers primary are in series, the current flowing through the two transformers are the same, and the load current is divided by the two transformers and synchronous rectifiers.




Fig. 1. LLC dc-dc converter for high load current application.

To simplify the analysis of the LLC dc-dc converter, some assumptions are adopted:

1) All active switches are ideal except their body diode and output capacitances. The output capacitances of switches Q_1 - Q_4 are the same, i.e. $C_{oss,Q1}=C_{oss,Q2}=C_{oss,Q3}=C_{oss,Q4}$, and the output capacitances of switches SR_1 - SR_2 are the same, i.e. $C_{oss,SR1}=C_{oss,SR2}=C_{oss,SR3}=C_{oss,SR4}$.

2) High frequency transformer is modeled by a large magnetizing inductance and small leakage inductance, an ideal transformer with turns-ratio $n:1:1=N_1:N_2:N_3=N_4:N_5:N_6$.

3) If the dead time of primary side inverter is neglected, the driving signals of switches Q_1 , Q_4 and switches Q_2 , Q_3 are complementary with constant duty cycle 0.5.

4) During $t_0 \sim t_2$ and $t_3 \sim t_5$, the rectifier's current is approximated to a sinusoidal pulse.

Fig. 2 shows the key waveforms of the LLC dc-dc converter with SRs.

As shown in Fig. 2, at high load current, there is severe voltage ringing across SRs when series resonant current i_{Lr} decreases to parallel resonant current i_{Lp} . In SR LLC dc-dc converter, the turn-on time is usually detected by the voltage v_{DS} of SRs. The forward voltage drop of body diodes $-V_F$ of SRs are detected to create turn-on time for SRs, and when the current flowing through source to drain of SRs decreases to zero, the SRs are turned off. Thus, if the voltage ringing is large, it would cause the SRs to turn-on too early and make the circuit work abnormally.

To solve the problem of turn-on early of SRs, the voltage vds across SRs is analyzed as bellow.




Fig. 2. Key waveforms.

For LLC dc-dc converter, the peak current flowing through source to drain of SR is

$$I_{SR,peak} = I_{SR1,peak} = \frac{\pi I_o T_s}{8\lambda} = \frac{\pi V_o}{8\lambda f_s R_o} \quad (1)$$

where λ is time interval during t_0 to t_2 , f_s is switching frequency, V_o is output voltage, I_o is load current and R_o is load resistor.

As shown in Fig. 2, the current i_{SR1} satisfies

$$i_{SR}(t-t_0) = \begin{cases} I_{SR,peak} \sin\left[\frac{1}{2f_s\lambda} \omega_s(t-t_0)\right], & 0 < t < t_2 \\ 0, & t_2 < t < t_3 \end{cases} \quad (2)$$

where ω_s is switching angle frequency.

The peak current of i_{Lp} is

$$I_{Lp,peak} = \frac{nV_o\lambda}{L_p} \quad (3)$$

Thus, during $t_0 \sim t_2$, the current i_{Lp} satisfies

$$i_{Lp}(t-t_0) = \frac{nV_o\lambda}{L_p} - \frac{2nV_o}{L_p}(t-t_0). \quad (4)$$

To simplify the analysis, λ is approximated as

$$\lambda = \frac{f_s}{f_r} \cdot \frac{T_s}{2} = \frac{\pi}{\omega_{r1}} \quad (5)$$

where ω_{r1} is

$$\omega_{r1} = \sqrt{\frac{1}{L_r C_r}} \quad (6)$$

During $t_1 \sim t_2$, resonant capacitor C_r is discharged by current i_{Lr} , and the voltage across resonant capacitor C_r is decreased, it has

$$v_{Cr}(t-t_1) = \frac{C_r V_{Cr,peak} + \int_{t_1}^t i_{Lr}(t-t_1) dt}{C_r} \quad (7)$$

The current i_{Lr} satisfies

$$i_{Lr}(t-t_0) = i_{Lp}(t-t_0) - \frac{i_{SR}(t-t_0)}{n} \quad (8)$$

During $t_1 \sim t_4$, the current i_{Lr} can be approximated as

$$i_{Lr}(t-t_1) = -i_{Lr,max} \sin(\omega_s t) \quad (9)$$

And $V_{Cr,peak}$ is

$$V_{Cr,peak} = \frac{\int_0^{T/2} i_{Lr,max} \sin(\omega_s t) dt}{2C_r} = \frac{i_{Lr,max}}{\omega_s C_r} \quad (10)$$

According to equations (2), (4) and (8), to get $i_{Lr,max}$, when

$$\frac{di_{Lr}(t_x)}{dt} = -\frac{2nV_o}{L_p} - \omega_s I_{SR,peak} \cos\left[\frac{1}{2f_s\lambda} \omega_s(t_x-t_0)\right] = 0, \quad (11)$$

and t_x is

$$t_x = \frac{2f_s\lambda}{\omega_s} \arccos\left(\frac{2nV_o}{-\omega_s I_{SR,peak} L_p}\right) + t_0 \quad (12)$$

Substitute (2)-(5) and (12) to (8), $i_{Lr,max}$ is

$$\begin{aligned} i_{Lr,max} &= -i_{Lr}(t_x-t_0) = -i_{Lp}(t_x-t_0) + \frac{i_{SR}(t_x-t_0)}{n} \\ &= -\frac{n\pi V_o}{\omega_{r1} L_p} + \frac{2nV_o}{\omega_{r1} L_p} \arccos\left(\frac{8nR_o}{-\pi L_p \omega_{r1}}\right) \\ &\quad + \frac{\omega_{r1} \pi V_o}{4n\omega_s R_o} \sin\left[\arccos\left(\frac{8nR_o}{-\pi L_p \omega_{r1}}\right)\right]. \end{aligned} \quad (13)$$

As at t_1 , the current i_{Lr} is zero, it has

$$i_{Lp}(t_1-t_0) - \frac{i_{SR}(t_1-t_0)}{n} = 0. \quad (14)$$

Substitute (2)-(5) to (8), the time interval $t_0 \sim t_1$ satisfies

$$f(t_1-t_0) = \frac{n\pi V_o}{\omega_{r1} L_p} - \frac{2nV_o}{L_p}(t_1-t_0) - \frac{\pi V_o \omega_{r1}}{4n\omega_s R_o} \sin[\omega_{r1}(t_1-t_0)] = 0. \quad (15)$$

Thus, the time interval $t_1 \sim t_2$ is

$$t_2 - t_1 = \lambda - (t_1 - t_0). \quad (16)$$

Substitute (9)-(10) and (13) to (7), the voltage $v_{Cr}(t_2)$ can be got.

During $t_2 \sim t_3$, as inductance L_p is much larger than L_r , the current i_{Lr} can be regarded as equaling to i_{Lp} . At time t_2 , it has

$$i_{Lr}(t-t_2) = i_{Lp}(t-t_2) = \frac{2nV_o}{L_p} \cdot \frac{\pi}{2\omega_{r1}} = \frac{n\pi V_o}{\omega_{r1} L_p} \quad (17)$$


The voltage across transformer primary is

$$v_{Lp}(t_2) = \frac{L_p}{L_p + L_r} [V_{in} - v_{Cr}(t_2)]. \quad (18)$$


Thus $v_{ds,SR1}(t_2)$ is

$$\begin{aligned} v_{ds,SR1}(t_2) &= V_o + \frac{v_{Lp}(t_2)}{2n} \\ &= V_o + \frac{L_p [V_{in} - v_{Cr}(t_2)]}{2n(L_p + L_r)}. \end{aligned} \quad (19)$$


During $t_2 \sim t_3$, parasitic capacitor C_{oss} of SRs are resonant with inductor L_r . During the voltage ringing, transformer primary switches are conducting, and transformer secondary switches are turned off. The parasitic capacitor of switches C_{oss} is in series with the circuit. The equivalent circuit is shown in Fig. 3(a).



(a) Equivalent circuit during voltage ringing



(b) Simplified equivalent circuit



(c) Equivalent RLC circuit

Fig. 3. Equivalent circuit.

Because $C_r \gg C_{oss}$, $C_o \gg C_{oss}$, and $i_{Lr} = i_{Lp}$ during $t_2 \sim t_3$, the equivalent circuit in Fig. 3(a) can be simplified to the circuit as shown in Fig. 3(b), and the impedance is transferred into transformer primary. If the parasitic capacitors of SRs C_{oss} are the same, the resonant frequency of the RLC circuit is

$$f_{r2} = \frac{1}{2\pi\sqrt{L_r \frac{2C_{oss,SR}}{n^2}}}. \quad (20)$$

As shown in Fig. 3(c), the simplified equivalent circuit can be regarded as a second-order network. If the voltage across capacitor u_c is selected as state variables, according to KVL, there is

$$L_r \frac{2C_{oss,SR}}{n^2} \frac{d^2 v_{ds,R1}}{dt^2} + \frac{64R_o C_{oss,SR}}{\pi^2} \frac{dv_{ds,R1}}{dt} + v_{ds,R1} = 0. \quad (21)$$

Characteristic equation is

$$LCp^2 + RCp + 1 = 0. \quad (22)$$

It can be obtained as

$$p_{1,2} = -\frac{R}{2L} \pm \sqrt{\left(\frac{R}{2L}\right)^2 - \frac{1}{LC}} \quad (23)$$

$$= -\frac{16R_o n^2}{\pi^2 L_r} \pm \sqrt{\left(\frac{16R_o n^2}{\pi^2 L_r}\right)^2 - \frac{n^2}{2L_r C_{oss,SR}}}.$$

Because the real of (23) is less than zero, and $\frac{R}{2} \sqrt{\frac{C}{L}} < 1$ is always satisfied, the RLC circuit operates at underdamped. The initial value of the voltage across parasitic capacitor $v_{C_{oss,SR1}}$ and the current flowing through inductor i_{Lr} are

$$v_{C_{oss,SR1}}(t_{2+}) = v_{C_{oss,SR1}}(t_{2-}) = v_{ds,SR1}(t_2) \quad (24)$$

$$\text{And} \quad i_{Lr}(0_+) = i_{Lr}(0_-) = 0. \quad (25)$$

Setting

$$\alpha = \frac{R}{2L}, \omega_0 = \sqrt{\frac{1}{LC}}, \omega = \sqrt{\frac{1}{LC} - \left(\frac{R}{2L}\right)^2} = \sqrt{\omega_0^2 - \alpha^2}. \quad (26)$$

Thus, p_1 and p_2 are

$$p_1 = -\omega_0 e^{-j\beta}, p_2 = -\omega_0 e^{j\beta}. \quad (27)$$

β is

$$\beta = \arctan\left(\frac{\omega}{\alpha}\right). \quad (28)$$

The voltage across parasitic capacitor of SR_1 $v_{ds,SR1}$ is

$$v_{C_{oss,SR1}}(t-t_2) = \frac{v_{C_{oss,SR1}}(t_2)\omega_0}{\omega} e^{-\alpha t} \sin[\omega(t-t_2) + \beta]. \quad (29)$$

As the RLC circuit operates at underdamped, thus there is voltage ringing across SRs. And according to (29), when the voltage across parasitic capacitor of SR is less than zero, the SRs are turned on early. In order to solve this problem, the RC filter is paralleled with parasitic capacitors of SRs C_{oss} , as shown in Fig. 4. The voltage across the filter capacitor satisfy





Fig. 4. The proposed filter circuits.

$$v_{C_{oss,SR1}}(t-t_2) - C_{filter} R_{filter} \frac{dv_{C_{filter}}(t-t_2)}{dt} - \frac{v_{C_{oss,SR1}}(t-t_2) - v_{C_{filter}}(t-t_2)}{R_{filter}} = 0. \quad (30)$$


The voltage $v_{C_{filter}}(t-t_2)$ is

$$\begin{aligned}
v_{C_{filter}}(t-t_2) &= Ce^{\int \frac{1}{R_{filter}^2 C_{filter}} dt} \\
&+ e^{\int \frac{1}{R_{filter}^2 C_{filter}} dt} \int v_{C_{oss,SR1}}(t-t_2) \frac{[1 - \frac{1}{R_{filter}}]}{C_{filter} R_{filter}} e^{-\int \frac{1}{R_{filter}^2 C_{filter}} dt} dt.
\end{aligned}
\tag{31}$$


It can be seen from (31), The voltage $v_{C_{filter}}(t-t_2)$ can be expressed by the voltage across parasitic capacitor of SR $v_{C_{oss,SR1}}(t-t_2)$. As shown in Fig. 4, if the voltage across the filter capacitor is detected to create turn-on signal for SRs, the minimum of detected voltage less than zero problem can be solved by adjust the filter parameter C_{filter} and R_{filter} .




(a) 380V input 14V output and 40A load current



(b) 380V input 14V output and 60A load current



(c) 380V input 14V output and 90A load current



(d) 250V input 14V output and 60A load current


Fig. 5. Simulation waveforms of the voltage v_{ds} across SRs at different input voltage and load current condition

Fig. 5 shows the simulation waveforms of the voltage across SRs at different input voltage and load current condition. As we can see that if load current is high, the voltage across SR is prone to decrease to zero when the current flowing through secondary switches are zero. By using the proposed RC filter, the voltage across capacitor in the filter is always higher than zero. Therefore, the problem of turn-on time early can be solved by sensing the voltage across the capacitor in the filter instead of sensing the voltage across drain to source of the SRs.


III. EXPERIMENTAL VERIFICATION

To verify the analysis, a 250V–430V input, 14V output, 1.26kW prototype is designed and tested at two different input voltages 250V and 380V. As shown in Fig. 1, the LLC dc-dc converter can operate at 90A high load current well by using the filter circuit in Fig. 4.


The key waveforms are shown as bellow,




(a) 380V input 14V output and 40A load current



(b) 380V input 14V output and 60A load current



(c) 380V input 14V output and 90A load current



(d) 250V input 14V output and 60A load current

Fig. 6. Waveforms of the voltage v_{ds} across SRs at different input voltage and load current condition




Fig. 7. Waveforms of the voltage v_{ds} across SRs when SRs are turned on early

As shown in Fig. 6(a)-(c), the dark blue line represents the voltage across SRs and the light blue line represents the voltage across the filter capacitor. When load current is high at the same input voltage, the voltage v_{ds} across SRs is prone to zero before the SRs are turned on. From Fig. 6 (b) and (d), when load current are the same, the voltage v_{ds} across SRs is prone to zero with lower input voltage.

In Fig. 7, If voltage v_{ds} across SR is detected to generate turn-on signal for SR, SR is turned on early at time t_1 , and the circuit operates abnormally. If the voltage across the capacitor in the filter is sensed to generate turn-on signal for SRs, the problem of turn-on early of SRs is solved and the load current can be higher.

Fig. 8 shows the measured efficiency of the proposed LLC dc-dc converter at 250V, 320V, 380V and 430V input. When the input voltage is 320V, 380V and 430V, the full load current is 90A, when the input voltage is 250V, the full load current is 60A. Peak efficiency of the circuit is 96.99% at 55A load current when input voltage is 380V and output voltage is 14V.




Fig. 8. Measured efficiency

IV. CONCLUSION

This paper presents a zero-crossing filter for driving synchronous rectifiers of LLC dc-dc converters to eliminate the effect of voltage ringing across SRs for high load current applications. In the proposed LLC dc-dc converter, ZVS turn-on of the primary switches and secondary SRs is achieved, ZCS turn-off of secondary SRs is also realized. By detecting the voltage across the filter capacitor to create the turn-on signal for SRs, the problem of early SR turn-on is eliminated. In the proposed LLC dc-dc converter, wide input and output voltage ranges and high efficiency are realized.

REFERENCES

- [1] STMicroelectronics, "SRK2000A: Synchronous rectifier smart driver for LLC and resonant converters," STMicroelectronics, Geneva, Switzerland, May 2017, [Online]. Avail
- [2] X. Wu, G. Hua, J. Zhang, and Z. Qian, "A new current-driven synchronous rectifier for series-parallel resonant LLC DC-DC converter," IEEE Transaction on Industrial Electronics, vol. 58, no. 1, pp. 289–297, Jan. 2011.
- [3] B.-C. Kim, H.-S. Park, S. C. Moon, Y.-D. Kim, D.-Y. Kim, and G. W. Moon, "The novel synchronous rectifier driving method for LLC series resonant converter," in Proc. IEEE IECON, 2012, pp. 810–813.
- [4] Dianbo Fu, Ya Liu, Fred C. Lee and Ming Xu, "A novel driving scheme for synchronous rectifiers in LLC resonant converters," IEEE Transactions on Power Electronics, vol. 24 no. 5, pp. 1321-1329, May. 2009.
- [5] J. Wang and B. Lu, "Open loop synchronous rectifier driver for LLC resonant converter," in Proc. IEEE Appl. Power Electron. Conf. and Expo., 2013, pp. 2048–2051.
- [6] Dong Wang and Yan-fei Liu, "A zero-crossing noise filter for driving synchronous rectifiers of LLC resonant converter," IEEE Transactions on Power Electronics, vol. 29, no. 4, pp. 1953-1965, Apr. 2014.
- [7] Alberto Iorio, Alberto Bianco, Maurizio Foresta, Giuseppe Scappatura, Claudio Adragna and Silvio DeSimone, "Predictive adaptive method for synchronous rectification," 2015 IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 1986 – 1992, 2015.
- [8] Jhih-Da Hsu, Martin Ordenez, Wilson Eberle, Marian Craciun, Chris Botting, "LLC synchronous rectification using resonant capacitor voltage," IEEE Transactions on Power Electronics, 2019 (Early access).
- [9] Weiyi Feng, Fred C. Lee, Paolo Mattavelli and Daocheng Huang, "A universal adaptive driving scheme for synchronous rectification in LLC resonant converters," IEEE Transactions on Power Electronics, vol. 27, no. 8, pp. 3775-3781, Aug. 2012.
- [10] Maryam S. Amouzandeh, Behzad Mahdavihah, Aleksandar Prodic and Brent McDonald, "Digital synchronous rectification controller for llc resonant converters," 2016 IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 329 – 333, 2016.
- [11] Chao Fei, Qiang Li and Fred C. Lee, "Digital implementation of adaptive synchronous rectifier (SR) driving scheme for high-frequency LLC converters with microcontroller," IEEE Transactions on Power Electronics, vol. 33, no. 6, pp. 5351-5361, Jun. 2018.
- [12] F. Wang, B. A. McDonald, J. Langham, and B. Fan, "A novel adaptive synchronous rectification method for digitally controlled LLC converters," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2016, pp. 334–338.
- [13] Q. Qian, S. Xu, J. Yu, W. Sun, and H. Li, "A digital detecting method for synchronous rectification based on dualverification for LLC resonant converter," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2018, pp. 2091–2097.
- [14] ON Semiconductor, "FAN6248HC/HD/LC/LD: Advanced synchronous rectifier controller for LLC resonant converter," ON Semiconductor, Phoenix, Arizona, US, Jan. 2018, [Online]. Available: <http://www.onsemi.com/pub/Collateral/FAN6248HC-D.PDF>
- [15] Qinsong Qian, Shen Xu, Juzheng Yu, Weifeng Sun and Haisong Li, "A digital detecting method for synchronous rectification based on dual-verification for LLC resonant converter," 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 2091 – 2097, 2018.
- [16] Shunya Ushizawa, Toru Kashimura, Kenta Takano and Kyungmin Sung, "A novel generation method of gate signals for synchronous rectification operation in LLC resonant converters," 2017 19th European Conference on Power Electronics and Applications (EPE'17 ECCE Europe), pp. 1 – 10, 2017.